{"id":7186,"date":"2026-08-09T14:27:43","date_gmt":"2026-08-09T06:27:43","guid":{"rendered":"https:\/\/nullthought.net\/?p=7186"},"modified":"2026-08-09T14:32:23","modified_gmt":"2026-08-09T06:32:23","slug":"fpga-%e7%9a%84%e5%85%b8%e5%9e%8b%e5%ba%94%e7%94%a8%e5%9c%ba%e6%99%af","status":"publish","type":"post","link":"https:\/\/nullthought.net\/?p=7186","title":{"rendered":"FPGA \u7684\u5178\u578b\u5e94\u7528\u573a\u666f"},"content":{"rendered":"\n

FPGA \u6700\u5178\u578b\u7684\u5e94\u7528\u662f\u4e00\u5927\u7c7b\u95ee\u9898\uff1a\u9ad8\u901f\u6570\u636e\u6d41 + \u5927\u91cf\u5e76\u884c\u8ba1\u7b97 + \u786e\u5b9a\u6027\u4f4e\u5ef6\u8fdf + \u63a5\u53e3\u65f6\u5e8f\u590d\u6742\u3002<\/strong><\/p>\n\n\n\n

\u56fe\u50cf\u5904\u7406\u6070\u597d\u975e\u5e38\u7b26\u5408\u8fd9\u56db\u4e2a\u7279\u5f81\uff0c\u6240\u4ee5 FPGA \u5728\u673a\u5668\u89c6\u89c9\u3001\u533b\u7597\u6210\u50cf\u3001\u5de5\u4e1a\u68c0\u6d4b\u3001\u76f8\u673a\u3001\u96f7\u8fbe\u7b49\u9886\u57df\u7279\u522b\u5e38\u89c1\u3002<\/p>\n\n\n\n

\"\"
FPGA \u7684\u5178\u578b\u5e94\u7528\u573a\u666f<\/figcaption><\/figure>\n\n\n\n

FPGA \u5230\u5e95\u64c5\u957f\u4ec0\u4e48\uff1f<\/h2>\n\n\n\n

CPU\u3001GPU \u548c FPGA \u53ef\u4ee5\u5148\u505a\u4e00\u4e2a\u76f4\u89c2\u6bd4\u8f83\u3002<\/p>\n\n\n\n

CPU \u66f4\u50cf\u4e00\u4e2a\u975e\u5e38\u806a\u660e\u7684\u201c\u901a\u7528\u5de5\u4eba\u201d\uff0c\u64c5\u957f\uff1a<\/p>\n\n\n\n

\u590d\u6742\u903b\u8f91\n\u64cd\u4f5c\u7cfb\u7edf\n\u4e1a\u52a1\u7a0b\u5e8f\n\u534f\u8bae\u6808\n\u6570\u636e\u5e93\n\u6587\u4ef6\u7cfb\u7edf\nGUI\n<\/code><\/pre>\n\n\n\n
GPU \u66f4\u50cf\u51e0\u5343\u4e2a\u540c\u65f6\u5de5\u4f5c\u7684\u201c\u8ba1\u7b97\u5de5\u4eba\u201d\uff0c\u64c5\u957f\uff1a<\/p>\n\n\n\n
\u77e9\u9635\u8fd0\u7b97\n\u6df1\u5ea6\u5b66\u4e60\n3D\u6e32\u67d3\n\u79d1\u5b66\u8ba1\u7b97\n\u590d\u6742\u56fe\u50cf\u7b97\u6cd5\n<\/code><\/pre>\n\n\n\n
FPGA \u5219\u66f4\u50cf\uff1a<\/p>\n\n\n\n
\n
\u53ef\u4ee5\u81ea\u5df1\u8bbe\u8ba1\u751f\u4ea7\u6d41\u6c34\u7ebf\u7684\u6570\u5b57\u5de5\u5382\u3002<\/strong><\/p>\n<\/blockquote>\n\n\n\n
\u4f8b\u5982\uff1a<\/p>\n\n\n\n
ADC\n \u2193\n\u6821\u6b63\n \u2193\n\u6ee4\u6ce2\n \u2193\n\u68c0\u6d4b\n \u2193\n\u538b\u7f29\n \u2193\n\u9ad8\u901f\u63a5\u53e3\n<\/code><\/pre>\n\n\n\n
\u4e00\u65e6\u6d41\u6c34\u7ebf\u5efa\u7acb\u8d77\u6765\uff0c\u53ef\u4ee5\u8ba9\u8fd9\u4e9b\u73af\u8282\u540c\u65f6\u5de5\u4f5c<\/strong>\uff1a<\/p>\n\n\n\n
Pixel 1 \u2192 Stage 4\nPixel 2 \u2192 Stage 3\nPixel 3 \u2192 Stage 2\nPixel 4 \u2192 Stage 1\n<\/code><\/pre>\n\n\n\n
\u6d41\u6c34\u7ebf\u586b\u6ee1\u4ee5\u540e\u751a\u81f3\u53ef\u4ee5\u505a\u5230\uff1a<\/p>\n\n\n\n
\u6bcf\u4e00\u4e2a\u65f6\u949f\u5468\u671f\n\u5904\u7406\u4e00\u4e2a\u6216\u591a\u4e2a\u6570\u636e\n<\/code><\/pre>\n\n\n\n
\u56e0\u6b64 FPGA \u7684\u4f18\u52bf\u4e0d\u662f\u7b80\u5355\u7684\u201c\u4e3b\u9891\u9ad8\u201d\uff0c\u800c\u662f\uff1a<\/p>\n\n\n\n
\u7a7a\u95f4\u5e76\u884c + \u6d41\u6c34\u7ebf + \u786c\u4ef6\u7ea7\u786e\u5b9a\u6027\u3002<\/strong><\/p>\n\n\n\n
\n\n\n\n
FPGA \u6700\u5178\u578b\u7684\u5e94\u7528\u9886\u57df<\/h1>\n\n\n\n
\u5927\u4f53\u53ef\u4ee5\u5f52\u7eb3\u4e3a\u4ee5\u4e0b\u51e0\u7c7b\uff1a<\/p>\n\n\n\n
\u5e94\u7528\u9886\u57df<\/th>FPGA\u5178\u578b\u5de5\u4f5c<\/th>\u9002\u5408\u7a0b\u5ea6<\/th><\/tr><\/thead>
\u56fe\u50cf\/\u89c6\u9891\u5904\u7406<\/td>ISP\u3001\u6ee4\u6ce2\u3001\u6821\u6b63\u3001\u62fc\u63a5\u3001\u7f29\u653e\u3001\u7f16\u7801<\/td>\u2605\u2605\u2605\u2605\u2605<\/td><\/tr>
\u9ad8\u901f\u6570\u636e\u91c7\u96c6<\/td>ADC\u3001DAC\u3001\u4f20\u611f\u5668\u9635\u5217<\/td>\u2605\u2605\u2605\u2605\u2605<\/td><\/tr>
\u901a\u4fe1<\/td>5G\u3001\u57fa\u5e26\u3001\u8c03\u5236\u89e3\u8c03\u3001\u4fe1\u9053\u7f16\u7801<\/td>\u2605\u2605\u2605\u2605\u2605<\/td><\/tr>
\u96f7\u8fbe\/\u58f0\u7eb3<\/td>FFT\u3001\u6ce2\u675f\u5f62\u6210\u3001\u8109\u51b2\u538b\u7f29<\/td>\u2605\u2605\u2605\u2605\u2605<\/td><\/tr>
\u5de5\u4e1a\u63a7\u5236<\/td>\u591a\u8f74\u8fd0\u52a8\u63a7\u5236\u3001\u9ad8\u901fI\/O<\/td>\u2605\u2605\u2605\u2605\u2606<\/td><\/tr>
\u7f51\u7edc\u8bbe\u5907<\/td>\u6570\u636e\u5305\u5904\u7406\u3001\u4ea4\u6362\u3001\u65f6\u95f4\u6233<\/td>\u2605\u2605\u2605\u2605\u2605<\/td><\/tr>
\u6d4b\u8bd5\u6d4b\u91cf<\/td>\u793a\u6ce2\u5668\u3001\u9891\u8c31\u4eea\u3001\u903b\u8f91\u5206\u6790\u4eea<\/td>\u2605\u2605\u2605\u2605\u2605<\/td><\/tr>
\u533b\u7597\u8bbe\u5907<\/td>CT\u3001X\u5149\u3001\u8d85\u58f0\u3001MRI\u6570\u636e\u94fe<\/td>\u2605\u2605\u2605\u2605\u2605<\/td><\/tr>
\u822a\u7a7a\u822a\u5929<\/td>\u4fe1\u53f7\u5904\u7406\u3001\u63a5\u53e3\u3001\u63a7\u5236<\/td>\u2605\u2605\u2605\u2605\u2605<\/td><\/tr>
AI\u63a8\u7406<\/td>CNN\/Transformer\u7b49\u4e13\u7528\u52a0\u901f<\/td>\u2605\u2605\u2605\u2605\u2606<\/td><\/tr>
\u6c7d\u8f66\u7535\u5b50<\/td>ADAS\u3001\u6444\u50cf\u5934\u3001\u96f7\u8fbe\u63a5\u53e3<\/td>\u2605\u2605\u2605\u2605\u2606<\/td><\/tr>
\u9ad8\u9891\u4ea4\u6613<\/td>\u8d85\u4f4e\u5ef6\u8fdf\u7f51\u7edc\u5904\u7406<\/td>\u2605\u2605\u2605\u2605\u2605<\/td><\/tr><\/tbody><\/table><\/figure>\n\n\n\n
\u5176\u4e2d\u771f\u6b63\u53ef\u4ee5\u79f0\u5f97\u4e0a FPGA \u201c\u4f20\u7edf\u4e09\u5927\u4e3b\u6218\u573a\u201d\u7684\uff0c\u901a\u5e38\u662f\uff1a<\/p>\n\n\n\n
\u9ad8\u901f\u901a\u4fe1\u3001\u9ad8\u901f\u6570\u636e\u91c7\u96c6\u548c\u6570\u5b57\u4fe1\u53f7\/\u56fe\u50cf\u5904\u7406\u3002<\/strong><\/p>\n\n\n\n
\n\n\n\n
1. \u56fe\u50cf\u548c\u89c6\u9891\u5904\u7406<\/h2>\n\n\n\n
\u8fd9\u662f\u6700\u5bb9\u6613\u8ba9\u4eba\u7406\u89e3 FPGA \u4f18\u52bf\u7684\u9886\u57df\u3002<\/p>\n\n\n\n
\u4f8b\u5982\u4e00\u53f0\u5de5\u4e1a\u76f8\u673a\uff1a<\/p>\n\n\n\n
CMOS Sensor\n     \u2193\nMIPI \/ LVDS\n     \u2193\nFPGA\n     \u2193\n\u9ed1\u7535\u5e73\u6821\u6b63\n     \u2193\n\u574f\u70b9\u6821\u6b63\n     \u2193\nDemosaic\n     \u2193\n\u767d\u5e73\u8861\n     \u2193\n\u6ee4\u6ce2\n     \u2193\n\u7f29\u653e\n     \u2193\nCamera Link \/ GigE \/ PCIe\n<\/code><\/pre>\n\n\n\n
\u5047\u8bbe\u4e00\u5e45\u56fe\u50cf\u6709\uff1a<\/p>\n\n\n\n
4096 \u00d7 4096\n<\/code><\/pre>\n\n\n\n
\u7ea6 1678 \u4e07\u50cf\u7d20\u3002<\/p>\n\n\n\n
60 fps \u65f6\uff0c\u6bcf\u79d2\u5c31\u63a5\u8fd1\uff1a<\/p>\n\n\n\n
10\u4ebf pixel\/s\n<\/code><\/pre>\n\n\n\n
\u8fd9\u79cd\u8fde\u7eed\u6570\u636e\u6d41\u975e\u5e38\u9002\u5408 FPGA\u3002<\/p>\n\n\n\n
\n\n\n\n
2. \u9ad8\u901f\u6570\u636e\u91c7\u96c6<\/h2>\n\n\n\n
\u5b9e\u9645\u4e0a\uff0c\u8fd9\u751a\u81f3\u6bd4\u56fe\u50cf\u5904\u7406\u66f4\u201cFPGA \u539f\u751f\u201d\u3002<\/p>\n\n\n\n
\u5178\u578b\u7cfb\u7edf\uff1a<\/p>\n\n\n\n
Sensor\n   \u2193\nAnalog Front End\n   \u2193\nADC\n   \u2193\nFPGA\n<\/code><\/pre>\n\n\n\n
FPGA\u8d1f\u8d23\uff1a<\/p>\n\n\n\n
\u91c7\u6837\u65f6\u5e8f\n\u6570\u636e\u5bf9\u9f50\n\u591a\u901a\u9053\u540c\u6b65\n\u6570\u5b57\u6ee4\u6ce2\n\u7f13\u5b58\n\u6570\u636e\u6253\u5305\n\u9ad8\u901f\u4f20\u8f93\n<\/code><\/pre>\n\n\n\n
\u4f8b\u5982\uff1a<\/p>\n\n\n\n
16\u901a\u9053ADC\n\u6bcf\u901a\u9053 100 MSPS\n14 bit\n<\/code><\/pre>\n\n\n\n
\u539f\u59cb\u6570\u636e\u7387\u8fbe\u5230\uff1a<\/p>\n\n\n\n
16 \u00d7 100M \u00d7 14\n\u2248 22.4 Gbit\/s\n<\/code><\/pre>\n\n\n\n
\u666e\u901a MCU \u57fa\u672c\u65e0\u6cd5\u76f4\u63a5\u5904\u7406\u3002<\/p>\n\n\n\n
FPGA\u5374\u53ef\u4ee5\u5728\u82af\u7247\u5185\u90e8\uff1a<\/p>\n\n\n\n
16\u8def\u540c\u65f6\u5de5\u4f5c\n<\/code><\/pre>\n\n\n\n
\u8fd9\u6b63\u662fFPGA\u7684\u5178\u578b\u4f18\u52bf\u3002<\/p>\n\n\n\n
\n\n\n\n
3. \u65e0\u7ebf\u901a\u4fe1<\/h2>\n\n\n\n
\u901a\u4fe1\u5176\u5b9e\u662f FPGA \u975e\u5e38\u4f20\u7edf\u3001\u975e\u5e38\u5e9e\u5927\u7684\u5e94\u7528\u9886\u57df\u3002<\/p>\n\n\n\n
\u4f8b\u5982\uff1a<\/p>\n\n\n\n
ADC\n \u2193\nDDC\n \u2193\nFIR\n \u2193\nFFT\n \u2193\nOFDM\n \u2193\n\u4fe1\u9053\u4f30\u8ba1\n \u2193\n\u89e3\u8c03\n \u2193\nLDPC\n \u2193\n\u6570\u636e\u8f93\u51fa\n<\/code><\/pre>\n\n\n\n
\u8fd9\u4e9b\u7b97\u6cd5\u90fd\u6709\u5f88\u5f3a\u7684\uff1a<\/p>\n\n\n\n
\u6d41\u6c34\u7ebf\n\u5e76\u884c\n\u56fa\u5b9a\u6570\u636e\u6d41\n<\/code><\/pre>\n\n\n\n
\u7279\u5f81\u3002<\/p>\n\n\n\n
\u6240\u4ee5\uff1a<\/p>\n\n\n\n
    \n
  • 4G\/5G\u57fa\u7ad9\uff1b<\/li>\n\n\n\n
  • \u8f6f\u4ef6\u65e0\u7ebf\u7535\uff1b<\/li>\n\n\n\n
  • \u536b\u661f\u901a\u4fe1\uff1b<\/li>\n\n\n\n
  • \u5fae\u6ce2\u901a\u4fe1\uff1b<\/li>\n\n\n\n
  • \u519b\u7528\u901a\u4fe1\uff1b<\/li>\n<\/ul>\n\n\n\n
    \u5927\u91cf\u91c7\u7528 FPGA\u3002<\/p>\n\n\n\n
    \n\n\n\n
    4. \u96f7\u8fbe<\/h2>\n\n\n\n
    \u96f7\u8fbe\u751a\u81f3\u53ef\u4ee5\u7b97 FPGA \u7684\u201c\u7ecf\u5178\u6559\u6750\u7ea7\u5e94\u7528\u201d\u3002<\/p>\n\n\n\n
    \u4f8b\u5982\uff1a<\/p>\n\n\n\n
    ADC\n \u2193\n\u6570\u5b57\u4e0b\u53d8\u9891\n \u2193\n\u6ee4\u6ce2\n \u2193\nFFT\n \u2193\n\u8109\u51b2\u538b\u7f29\n \u2193\nCFAR\n \u2193\n\u6ce2\u675f\u5f62\u6210\n \u2193\n\u76ee\u6807\u6570\u636e\n<\/code><\/pre>\n\n\n\n
    FFT\u3001FIR\u3001\u77e9\u9635\u4e58\u52a0\u3001\u5e76\u884c\u901a\u9053\u5904\u7406\u90fd\u975e\u5e38\u9002\u5408 FPGA\u3002<\/p>\n\n\n\n
    \u73b0\u5728\u5f88\u591a\u96f7\u8fbe\u7cfb\u7edf\u91c7\u7528\uff1a<\/p>\n\n\n\n
    FPGA + DSP\n<\/code><\/pre>\n\n\n\n
    \u6216\u8005\uff1a<\/p>\n\n\n\n
    FPGA + ARM\n<\/code><\/pre>\n\n\n\n
    \u6216\u8005\u8fdb\u4e00\u6b65\u91c7\u7528\uff1a<\/p>\n\n\n\n
    FPGA + GPU\n<\/code><\/pre>\n\n\n\n
    \n\n\n\n
    5. \u7f51\u7edc\u8bbe\u5907<\/h2>\n\n\n\n
    FPGA\u5728\u9ad8\u901f\u7f51\u7edc\u4e2d\u7684\u4f18\u52bf\u975e\u5e38\u660e\u663e\u3002<\/p>\n\n\n\n
    \u6bd4\u5982\uff1a<\/p>\n\n\n\n
    100G Ethernet\n      \u2193\nFPGA\n      \u2193\nPacket Parser\n      \u2193\nFilter\n      \u2193\nClassification\n      \u2193\nForwarding\n<\/code><\/pre>\n\n\n\n
    \u6570\u636e\u5305\u7ecf\u8fc7 FPGA \u65f6\u4e0d\u9700\u8981\uff1a<\/p>\n\n\n\n
    \u64cd\u4f5c\u7cfb\u7edf\n\u4e2d\u65ad\n\u7ebf\u7a0b\u8c03\u5ea6\n<\/code><\/pre>\n\n\n\n
    \u800c\u662f\uff1a<\/p>\n\n\n\n
    \u6570\u636e\u4e00\u8fdb\u6765 \u2192 \u786c\u4ef6\u9a6c\u4e0a\u5904\u7406\n<\/code><\/pre>\n\n\n\n
    \u56e0\u6b64\u53ef\u4ee5\u83b7\u5f97\u975e\u5e38\u4f4e\u800c\u4e14\u7a33\u5b9a\u7684\u5ef6\u8fdf\u3002<\/p>\n\n\n\n
    \u8fd9\u4e5f\u662f FPGA \u5728\uff1a<\/p>\n\n\n\n
    \u4ea4\u6362\u673a\nSmartNIC\n\u7f51\u7edc\u5b89\u5168\n\u9ad8\u901f\u4ea4\u6613\n<\/code><\/pre>\n\n\n\n
    \u4e2d\u5e7f\u6cdb\u5e94\u7528\u7684\u91cd\u8981\u539f\u56e0\u3002<\/p>\n\n\n\n
    \n\n\n\n
    6. \u8d85\u4f4e\u5ef6\u8fdf\u91d1\u878d\u4ea4\u6613<\/h2>\n\n\n\n
    \u8fd9\u662f\u4e00\u4e2a\u5f88\u6709\u610f\u601d\u7684 FPGA \u5e94\u7528\u3002<\/p>\n\n\n\n
    \u666e\u901a\u670d\u52a1\u5668\uff1a<\/p>\n\n\n\n
    \u7f51\u5361\n \u2193\n\u64cd\u4f5c\u7cfb\u7edf\n \u2193\n\u9a71\u52a8\n \u2193\n\u7f51\u7edc\u534f\u8bae\u6808\n \u2193\n\u5e94\u7528\u7a0b\u5e8f\n \u2193\n\u4ea4\u6613\u7b97\u6cd5\n<\/code><\/pre>\n\n\n\n
    \u53ef\u80fd\u6d89\u53ca\u5fae\u79d2\u7ea7\u751a\u81f3\u66f4\u9ad8\u5ef6\u8fdf\u3002<\/p>\n\n\n\n
    FPGA\u5219\u53ef\u4ee5\uff1a<\/p>\n\n\n\n
    Ethernet\n \u2193\nFPGA\u89e3\u6790\u884c\u60c5\n \u2193\n\u786c\u4ef6\u7b56\u7565\n \u2193\n\u751f\u6210\u4ea4\u6613\u6307\u4ee4\n \u2193\nEthernet\n<\/code><\/pre>\n\n\n\n
    \u6574\u4e2a\u8fc7\u7a0b\u53ef\u80fd\u505a\u5230\u6781\u4f4e\u5ef6\u8fdf\u3002<\/p>\n\n\n\n
    \u6240\u4ee5\u5728\u9ad8\u9891\u4ea4\u6613\u7cfb\u7edf\u91cc\uff0cFPGA\u7684\u610f\u4e49\u4e0d\u662f\uff1a<\/p>\n\n\n\n
    \n
    \u7b97\u5f97\u6bd4GPU\u5feb\u591a\u5c11\u3002<\/p>\n<\/blockquote>\n\n\n\n
    \u800c\u662f\uff1a<\/p>\n\n\n\n
    \n
    \u6bcf\u6b21\u90fd\u80fd\u5728\u6781\u4f4e\u4e14\u7a33\u5b9a\u7684\u5ef6\u8fdf\u5185\u5b8c\u6210\u3002<\/strong><\/p>\n<\/blockquote>\n\n\n\n
    \n\n\n\n
    \u4e3a\u4ec0\u4e48\u56fe\u50cf\u5904\u7406\u5c24\u5176\u9002\u5408FPGA\uff1f<\/h1>\n\n\n\n
    \u56e0\u4e3a\u56fe\u50cf\u5929\u7136\u5c31\u662f\u4e00\u79cd\u201c\u6d41\u201d\u3002<\/p>\n\n\n\n
    \u6444\u50cf\u673a\u4e0d\u65ad\u4ea7\u751f\uff1a<\/p>\n\n\n\n
    Pixel 0\nPixel 1\nPixel 2\nPixel 3\n...\n<\/code><\/pre>\n\n\n\n
    \u5f88\u591a\u7b97\u6cd5\u53c8\u662f\uff1a<\/p>\n\n\n\n
    \u6bcf\u4e2aPixel\u6267\u884c\u5dee\u4e0d\u591a\u7684\u8fd0\u7b97\n<\/code><\/pre>\n\n\n\n
    \u4f8b\u5982\uff1a<\/p>\n\n\n\n
    \u6697\u573a\u6821\u6b63<\/h3>\n\n\n\n
    pixel - dark\n<\/code><\/pre>\n\n\n\n
    \u589e\u76ca\u6821\u6b63<\/h3>\n\n\n\n
    pixel \u00d7 gain\n<\/code><\/pre>\n\n\n\n
    3\u00d73\u6ee4\u6ce2<\/h3>\n\n\n\n
    9\u4e2a\u50cf\u7d20\n\u2193\n\u4e58\u52a0\n\u2193\n1\u4e2a\u50cf\u7d20\n<\/code><\/pre>\n\n\n\n
    \u8fb9\u7f18\u68c0\u6d4b<\/h3>\n\n\n\n
    \u5377\u79ef\n\u2193\n\u9608\u503c\n<\/code><\/pre>\n\n\n\n
    \u8fd9\u4e9b\u90fd\u53ef\u4ee5\u505a\u6210\u786c\u4ef6\u6d41\u6c34\u7ebf\u3002<\/p>\n\n\n\n
    CPU\u53ef\u80fd\u662f\uff1a<\/p>\n\n\n\n
    for y\n    for x\n        process(pixel)\n<\/code><\/pre>\n\n\n\n
    FPGA\u7684\u601d\u7ef4\u4e0d\u662f\u5faa\u73af\uff1a<\/p>\n\n\n\n
    pixel\n \u2193\n\u51cf\u6cd5\u5668\n \u2193\n\u4e58\u6cd5\u5668\n \u2193\n\u6ee4\u6ce2\u5668\n \u2193\n\u8f93\u51fa\n<\/code><\/pre>\n\n\n\n
    \u53ea\u8981\u6570\u636e\u4e0d\u505c\uff1a<\/p>\n\n\n\n
    100 MHz\n<\/code><\/pre>\n\n\n\n
    \u7406\u8bba\u4e0a\u5c31\u53ef\u4ee5\u505a\u5230\uff1a<\/p>\n\n\n\n
    \u6bcf10 ns\u63a5\u53d7\u4e00\u4e2a\u50cf\u7d20\n<\/code><\/pre>\n\n\n\n
    \u6240\u4ee5\u56fe\u50cf\u5904\u7406\u786e\u5b9e\u4e0e FPGA \u7684\u786c\u4ef6\u7ed3\u6784\u9ad8\u5ea6\u5339\u914d\u3002<\/p>\n\n\n\n
    \n\n\n\n
    \u4f46\u201c\u590d\u6742\u56fe\u50cf\u7406\u89e3\u201d\u53cd\u800c\u4e0d\u4e00\u5b9a\u9002\u5408 FPGA<\/h1>\n\n\n\n
    \u8fd9\u91cc\u9700\u8981\u533a\u5206\uff1a<\/p>\n\n\n\n
    \u56fe\u50cf\u5904\u7406<\/h3>\n\n\n\n
    \u548c\uff1a<\/p>\n\n\n\n
    \u56fe\u50cf\u7406\u89e3<\/h3>\n\n\n\n
    \u524d\u8005\u4f8b\u5982\uff1a<\/p>\n\n\n\n
    \u6ee4\u6ce2\n\u6821\u6b63\n\u574f\u70b9\u5904\u7406\n\u7f29\u653e\n\u62fc\u63a5\n\u5377\u79ef\n\u989c\u8272\u53d8\u6362\n<\/code><\/pre>\n\n\n\n
    \u975e\u5e38\u9002\u5408FPGA\u3002<\/p>\n\n\n\n
    \u540e\u8005\u4f8b\u5982\uff1a<\/p>\n\n\n\n
    \u76ee\u6807\u8bc6\u522b\nSAM\u5206\u5272\n\u89c6\u89c9Transformer\n\u5927\u89c4\u6a21CNN\n\u590d\u6742AI\u6a21\u578b\n<\/code><\/pre>\n\n\n\n
    \u901a\u5e38\uff1a<\/p>\n\n\n\n
    GPU \/ NPU\n<\/code><\/pre>\n\n\n\n
    \u66f4\u5408\u9002\u3002<\/p>\n\n\n\n
    \u6240\u4ee5\u73b0\u4ee3\u89c6\u89c9\u7cfb\u7edf\u7ecf\u5e38\u91c7\u7528\uff1a<\/p>\n\n\n\n
    Camera\n   \u2193\nFPGA\n   \u2193\n\u56fe\u50cf\u9884\u5904\u7406\n   \u2193\nGPU \/ NPU\n   \u2193\nAI\u8bc6\u522b\n   \u2193\nCPU\n   \u2193\n\u4e1a\u52a1\u903b\u8f91\n<\/code><\/pre>\n\n\n\n
    \u8fd9\u662f\u975e\u5e38\u5178\u578b\u7684\u5f02\u6784\u8ba1\u7b97\u67b6\u6784\u3002<\/p>\n\n\n\n
    \n\n\n\n
    \u4e00\u4e2a\u975e\u5e38\u5b9e\u7528\u7684\u5224\u65ad\u6807\u51c6<\/h2>\n\n\n\n
    \u4ee5\u540e\u9047\u5230\u67d0\u4e2a\u4efb\u52a1\uff0c\u53ef\u4ee5\u95ee\u56db\u4e2a\u95ee\u9898\uff1a<\/p>\n\n\n\n
    \n
    \u6570\u636e\u662f\u4e0d\u662f\u8fde\u7eed\u9ad8\u901f\u6d41\u5165\uff1f<\/p>\n<\/blockquote>\n\n\n\n
    \n
    \u6709\u6ca1\u6709\u5927\u91cf\u76f8\u540c\u8ba1\u7b97\u53ef\u4ee5\u5e76\u884c\u6267\u884c\uff1f<\/p>\n<\/blockquote>\n\n\n\n
    \n
    \u662f\u5426\u8981\u6c42\u975e\u5e38\u786e\u5b9a\u7684\u5fae\u79d2\/\u7eb3\u79d2\u7ea7\u54cd\u5e94\uff1f<\/p>\n<\/blockquote>\n\n\n\n
    \n
    \u662f\u5426\u9700\u8981\u76f4\u63a5\u63a7\u5236\u9ad8\u901f\u786c\u4ef6\u63a5\u53e3\uff1f<\/p>\n<\/blockquote>\n\n\n\n
    \u5982\u679c\u56db\u4e2a\u95ee\u9898\u91cc\u6709\u4e09\u4e2a\u56de\u7b54\u201c\u662f\u201d\uff0c\u90a3\u4e48\uff1a<\/p>\n\n\n\n
    FPGA\u901a\u5e38\u5c31\u503c\u5f97\u8ba4\u771f\u8003\u8651\u3002<\/strong><\/p>\n\n\n\n
    \u53cd\u8fc7\u6765\uff0c\u5982\u679c\u4efb\u52a1\u4e3b\u8981\u662f\uff1a<\/p>\n\n\n\n
    \u6570\u636e\u5e93\nGUI\nWeb\n\u590d\u6742\u4e1a\u52a1\u903b\u8f91\n\u52a8\u6001\u7b97\u6cd5\n\u5927\u8bed\u8a00\u6a21\u578b\n\u6587\u4ef6\u5904\u7406\n<\/code><\/pre>\n\n\n\n
    FPGA\u901a\u5e38\u5c31\u4e0d\u662f\u9996\u9009\u3002<\/p>\n\n\n\n
    \u56e0\u6b64\uff0cFPGA \u7684\u5b9a\u4f4d\u5176\u5b9e\u662f\u201c\u9ad8\u901f\u3001\u5e76\u884c\u3001\u786e\u5b9a\u6027\u7684\u6570\u636e\u6d41\u5904\u7406\u5e73\u53f0\u201d<\/strong>\u3002<\/p>\n","protected":false},"excerpt":{"rendered":"
    FPGA \u6700\u5178\u578b\u7684\u5e94\u7528\u662f\u4e00\u5927\u7c7b\u95ee\u9898\uff1a\u9ad8\u901f\u6570\u636e\u6d41 + \u5927\u91cf\u5e76\u884c\u8ba1\u7b97 + \u786e\u5b9a\u6027\u4f4e\u5ef6\u8fdf + \u63a5\u53e3\u65f6\u5e8f\u590d\u6742\u3002 \u56fe\u50cf\u5904 […]<\/p>\n","protected":false},"author":1,"featured_media":0,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"site-sidebar-layout":"default","site-content-layout":"","ast-site-content-layout":"default","site-content-style":"default","site-sidebar-style":"default","ast-global-header-display":"","ast-banner-title-visibility":"","ast-main-header-display":"","ast-hfb-above-header-display":"","ast-hfb-below-header-display":"","ast-hfb-mobile-header-display":"","site-post-title":"","ast-breadcrumbs-content":"","ast-featured-img":"","footer-sml-layout":"","ast-disable-related-posts":"","theme-transparent-header-meta":"","adv-header-id-meta":"","stick-header-meta":"","header-above-stick-meta":"","header-main-stick-meta":"","header-below-stick-meta":"","astra-migrate-meta-layouts":"set","ast-page-background-enabled":"default","ast-page-background-meta":{"desktop":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"ast-content-background-meta":{"desktop":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"footnotes":""},"categories":[8],"tags":[69,100,75],"class_list":["post-7186","post","type-post","status-publish","format-standard","hentry","category-tech","tag-engineering","tag-electrical-electronic","tag-ic"],"rttpg_featured_image_url":null,"rttpg_author":{"display_name":"NullThought","author_link":"https:\/\/nullthought.net\/?author=1"},"rttpg_comment":0,"rttpg_category":"Tech<\/a>","rttpg_excerpt":"FPGA \u6700\u5178\u578b\u7684\u5e94\u7528\u662f\u4e00\u5927\u7c7b\u95ee\u9898\uff1a\u9ad8\u901f\u6570\u636e\u6d41 + \u5927\u91cf\u5e76\u884c\u8ba1\u7b97 + \u786e\u5b9a\u6027\u4f4e\u5ef6\u8fdf + \u63a5\u53e3\u65f6\u5e8f\u590d\u6742\u3002 \u56fe\u50cf\u5904…","_links":{"self":[{"href":"https:\/\/nullthought.net\/index.php?rest_route=\/wp\/v2\/posts\/7186","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/nullthought.net\/index.php?rest_route=\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/nullthought.net\/index.php?rest_route=\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/nullthought.net\/index.php?rest_route=\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/nullthought.net\/index.php?rest_route=%2Fwp%2Fv2%2Fcomments&post=7186"}],"version-history":[{"count":2,"href":"https:\/\/nullthought.net\/index.php?rest_route=\/wp\/v2\/posts\/7186\/revisions"}],"predecessor-version":[{"id":7189,"href":"https:\/\/nullthought.net\/index.php?rest_route=\/wp\/v2\/posts\/7186\/revisions\/7189"}],"wp:attachment":[{"href":"https:\/\/nullthought.net\/index.php?rest_route=%2Fwp%2Fv2%2Fmedia&parent=7186"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/nullthought.net\/index.php?rest_route=%2Fwp%2Fv2%2Fcategories&post=7186"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/nullthought.net\/index.php?rest_route=%2Fwp%2Fv2%2Ftags&post=7186"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}